1

2

3

4

5

6

.7

8

2

Application Serial Number 10/783,817 Examiner Moore, Art Unit 2188

Office Action Response August 21, 2006

10:39:26 a.m.

Please Amend the Claims as Follows:

- 1. (Currently Amended) A main memory simulator for simulating large computer memories, wherein said large computer memories are defined by a plurality of <u>target</u> memory addresses, wherein each of said plurality of addresses contains data, and wherein said large computer memories are large enough to prevent simulation via the use of one-to-one memory to file addressing for all-of said plurality of memory addresses, wherein said simulator <u>comprising</u> comprises:
 - one or more mass storage devices having page addresses to simulate said target memory addresses;
- 9 a memory cache; and
- 10 a processor operable with said memory cache, wherein said processor 11 operates under instructions
- to move data contained in <u>a predetermined range of frequently</u>
 used <u>target memory addresses between corresponding page addresses in said</u>
 mass storage devices of said plurality of memory addresses to <u>and</u> said memory
 cache on a fast memory access basis, and
- 17 <u>range of infrequently used target memory addresses between corresponding page</u>
 18 <u>addresses in said mass storage devices of said plurality of memory addresses to and said memory cache on a slow memory access basis.</u>
- 1 2. (Currently Amended) The simulator of claim 1, wherein said fast memory access
 - comprises the utilization of a set of fast lookup tables to directly obtain a page address
- that has been allocated to an address within the frequently used range of target memory
- 4 addresses address.

- 1 3. (Currently Amended) The simulator of claim 1, wherein said slow memory access
- 2 comprises the utilization of a slow lookup table to first determine if a page address has
- 3 been allocated to an address within the infrequently used range of target memory
- 4 address addresses and to then obtain the allocated page address.
- 1 4. (Currently Amended) The simulator of claim 2, wherein said slow memory access
- 2 comprises the utilization of a slow lookup table to determine if a page address has been
- 3 allocated to an address within the infrequently used range of target memory address
- 4 <u>addresses</u> and the obtainment of said page address if allocated.
- 1 5. (Original) The simulator of claim 1, wherein the movement of data is achieved
- 2 through a page transfer.
- 1 6. (Currently Amended) A main memory simulator for simulating large computer
- 2 memories, wherein said large computer memories are defined by a plurality of target
- 3 memory addresses, wherein each of said plurality of addresses contains data, and
- 4 wherein said large computer memories are large enough to prevent simulation via the
- 5 use of one-to-one memory to file addressing for all of said plurality of memory
- 6 addresses, wherein said simulator comprises:
- 7 mass storage means for simulating said target memory addresses;
- 8 means for storing data;
- 9 means for processing instructions
- 10 , wherein said means for processing instructions is in communication with said
- 11 means for storing data; and
- 12 means for providing instructions to said means for processing instructions,
- 13 wherein said means for providing instructions provides the instruction to transfer data by
- 14 identifying a memory address of said data, wherein said memory address comprises at
- 15 least one of said plurality of memory addresses;

- 16 wherein said means for processing instructions processes said instruction
- to transfer data.
- by determining if said memory address of said data is a frequently or infrequently

 19 accessed memory address, and by transferring
- 19 accessed memory address, and by transferring
- said data <u>being transferred between said mass storage means to and said</u>
 means for storing
- via a fast memory access scheme if said data is resides within a
- 23 <u>predetermined range of frequently accessed target memory addresses or address or by</u>
- 24 transferring said data to said means for storing
- via a slow memory access scheme if said data resides within a
- 26 <u>predetermined range of is an infrequently addressed target memory addressaddresses.</u>
- 1 7. (Currently Amended) The simulator of claim 6, wherein said fast memory access
- 2 scheme comprises utilizing a set of fast lookup tables.
- 1 8. (Currently Amended) The simulator of claim 7, wherein said fast lookup tables
- 2 enable said means for processing to directly obtain a page address in said mass
- 3 storage means corresponding to said data stored within said range of frequently
- 4 accessed target addresses address.
- 1 9. (Original) The simulator of claim 6, wherein said slow memory access scheme
- 2 comprises utilizing a slow lookup table.
- 1 10. (Currently Amended) The simulator of claim 9, wherein said slow lookup table
- 2 enables said means for processing to first determine if a page address has been
- 3 allocated to said data residing within said range of infrequently addressed memory
- 4 <u>addresses</u> and then obtaining to obtain the allocated page address.

- 1 11. (Original) The simulator of claim 6, wherein said transferring of data is achieved
- 2 through a page transfer.
- 1 12. (Currently Amended) A method for simulating large computer memories via one
- 2 or more storage devices, wherein said large computer memories are defined by a
- 3 plurality of target memory addresses, wherein each of said plurality of addresses
- 4 contains data, and wherein said large computer memories are large enough to prevent
- 5 simulation via the use of one-to-one addressing for all of said plurality of memory
- 6 addresses, the method comprising:
- 7 obtaining a request for transfer of data <u>residing within one of said target memory</u>
- 8 <u>addresses</u> within at least one of said plurality memory addresses, wherein said
- 9 request identifies the memory address of said at least one of said plurality of
- 10 memory addresses containing said data;
- determining whether the requested memory address is a frequently requested
- 12 memory address or whether the requested memory is an infrequently requested
- 13 memory address:
- 14 if the determination reveals if said data resides within a predetermined range of a
- frequently requested target memory addressaddresses, then using a fast memory
- access scheme to transfer do at least one of transferring the data to, and from, a
- 17 corresponding address within said storage devices within said frequently requested
- 18 memory address; and
- 19 if the determination reveals if the data resides within a predetermined range of an
- 20 infrequently requested target memory addresses address, then using a slow
- 21 memory access scheme to do at least one of transferring transfer the data within
- 22 said infrequently requested memory address to, and from, a corresponding address
- 23 <u>within said storage devices.</u>

- 1 13. (Original) The method of claim 12, wherein said fast memory access scheme
- 2 comprises utilizing a set of fast lookup tables.
- 1 14. (Currently Amended) The method of claim 13, wherein said fast lookup tables
- 2 enable direct obtainment of a page address in said storage devices corresponding to a
- 3 <u>target memory address within said range of said frequently accessed target memory</u>
- 4 addressesaddress.
- 1 15. (Original) The method of claim 12, wherein said slow memory access scheme
- 2 comprises utilizing a slow lookup table.
- 1 16. (Currently Amended) The method of claim 15, wherein said slow lookup table
- 2 first enables determining if a page address in said storage devices has been allocated
- 3 to a memory address within said range of infrequently addressed target memory
- 4 address addresses that stores said data and then enables obtaining the allocated page
- 5 address.
- 1 17. (Original) The method of claim 12, wherein said transfer of data comprises a
- 2 page transfer.
- 1 18. (Currently Amended) A memory simulation system for simulating a main memory
- 2 of a computer, wherein the spaces of memory within said main memory are defined by
- 3 a main memory address, the system comprising:
- 4 a plurality of files, wherein said files include a fast look-up table and a slow
- 5 look-up table,
- 6 wherein said fast look-up table is operable to directly obtain a page address that
- 7 has been allocated to simulate said a corresponding main memory address that is
- 8 within at least one of a predetermined range of frequently accessed main memory
- 9 addresses, and

651 635 7523

10

11

12

13

14

15

16 17

18 19

20

21

22

23

24

Office Action Response August 21, 2006 14/25

wherein said slow look-up table is operable to first determine if a page address has been allocated to said main memory address and if a page address has been allocated to said main memory address, to obtain the allocated a page address that has been allocated to simulate a corresponding main memory address that is within at least one of a predetermined range of infrequently accessed main memory addresses;

a cache, wherein said cache includes a buffer; and an interface, wherein said interface receives to receive a request for transfer of data residing at a requested main memory address, main memory said transfer occurring between at least one of said plurality of files and said cache via use of one of said fast look-up table and said slow lookup table buffer, wherein said request is made through input of said main memory address to said interface, and wherein in response to said request said interface performs a page transfer between said at least one of said plurality of files and said buffer according to the page address that has been allocated to said main memory address via said fast look-up table or said slow look-up table.

- 1 19. (Currently Amended) The system of claim 18, wherein said plurality of files further include a last access look-up table, wherein said last access look-up table includes a last main memory address accessed and thea page address allocated to said last main memory address accessed.
- 20. (Currently Amended) The system of claim 18, wherein upon said interface performing a page transfer, if said requested main memory address is within said at least one predetermined range of infrequently used addresses, a list of addresses simulating said main memory addresses is searched in attempt to locate a page address allocated to said requested main memory address, and if said page address is not located, allocating said page address for said requested main memory address-represented by the page is used to search a breakpoint list, and wherein upon

651 635 7523 UNISYS GEN. SVCS. 10:42:12 a.m. 08-21-2006 15/25

Application Serial Number 10/783,817 Examiner Moore, Art Unit 2188

Office Action Response August 21, 2006

8 finding that a word within said page has a breakpoint set as indicated by the search of

9 said breakpoint list, a breakpoint flag within a page descriptor of said page is set.

1 21. (Original) The system of claim 18, wherein both said fast look-up table and said

2 slow look-up table are savable into a finite number of files.

1 22. (Original) The system of claim 21, wherein said fast look-up table and said slow

look-up table are restorable from the saved files enabling a previously stopped

3 simulation to continue.

2

2

7

1 23. (Currently Amended) The system of claim 18, wherein said fast look-up table is

2 used to obtain a page address for any main memory address that resides within a

3 predetermined lowest address range within main memory address space for memory

4 that is accessed frequently and wherein said slow look-up table is used to obtain a page

5 address for memory that is accessed infrequently.

1 24. (Currently Amended) The system of claim 23, wherein said fast look-up table is

divided into a plurality of banks, each bank having a defined number of words, and

3 wherein the frequency of access is determined by dividing said requested main memory

4 address is divided by said defined number of words to obtain a quotient value, wherein

5 said quotient value is compared against a predetermined value, and wherein the

6 comparison provides an indication of to determine whether said requested main

memory address is within said at least one of said predetermined frequently or said

8 infrequently accessed main memory address range.

1 25. (Currently Amended) A memory simulation system for simulating main memory

2 of a computer, wherein the spaces of memory within said main memory are defined by

3 a main memory address, the system comprising:

Application Serial Number 10/783,817 Examiner Moore, Art Unit 2188

4	means for receiving a data transfer request to transfer data between one
5	or more storage devices simulating said main memory, wherein said data transfer
6	request is defined by a main memory address within said main memory;
7	means for determining the frequency of use of said main memory address
8	based on which one of multiple pre-defined address ranges within said main
9	memory contains said main memory address;
10	means for obtaining a page address corresponding to said main memory
11	address, wherein said means for obtaining includes:
12	means for obtaining asaid page address corresponding to said main
13	memory address when said main memory address has been determined to be
14	frequently used; and
15	means for obtaining a said page address corresponding to said main
16	memory address when said main memory address has been determined to be
17	infrequently used; and
18	means for transferring data between said page address of one of said
19	storage devices and an address within a different one of said storage devices to a
20	memory location, whorein said transferring of data comprises a page transfer in
21	— accordance with the obtained page address.

- 26. (Currently Amended) The system of claim 25, wherein said means for obtaining 1
- 2 the page address of the frequently used when said main memory address is frequently
- 3 used comprises a set of fast lookup tables.
- (Original) The system of claim 26, wherein said fast lookup tables enable said 1 27.
- 2 means for obtaining to directly obtain the page address of the frequently used main
- 3 memory address.

651 635 7523 UNISYS GEN. SVCS. 10:43:06 a.m. 08-21-2006 17 /25

Application Serial Number 10/783,817 Examiner Moore, Art Unit 2188

- 1 28. (Currently Amended) The system of claim 25, wherein said means for obtaining
- 2 the page address of the infrequently used when said main memory address is
- 3 infrequently used comprises a slow lookup table.
- 1 29. (Original) The system of claim 28, wherein said slow lookup table enables said
- 2 means for obtaining to first determine if a page address has been allocated to said main
- 3 memory address and then to obtain that allocated pages address.
- 1 30. (Currently Amended) A method of memory transfer for use in simulating a main
- 2 memory, wherein the spaces of memory within said main memory are defined by a main
- 3 memory address, the method comprising:
- 4 obtaining a main memory address, wherein said main memory address indicates a
- 5 request for a main memory transfer between a file simulating the main memory and
- 6 a cache buffer;
- 7 determining, based on which of multiple pre-defined address ranges in said main
- 8 memory contains said main memory address, whether if said main memory address
- 9 comprises memory that is accessed frequently or infrequently;
- if said main memory address comprises memory that is accessed frequently, directly
- obtaining a page address that has been allocated to said main memory address
- through use of a first look-up table;
- if said main memory address comprises memory that is accessed infrequently, first
- 14 determining whether a page address has been allocated to said main memory
- address through use of a second lookup table, then obtaining the page address that
- has been allocated to said main memory address;
- 17 transferring the requested main memory data between said page address of said file
- and said cache buffer via a page transfer that utilizes the page address allocated to
- 19 said main momory address.

651 635 7523 UNISYS GEN. SVCS. 10:43:34 a.m. 08-21-2006 18/25

Application Serial Number 10/783,817 Examiner Moore, Art Unit 2188

Office Action Response August 21, 2006

1 31. (Original) The method of claim 30, further comprising the step of saving the last

- 2 main memory address accessed and the corresponding page address.
- 1 32. (Currently Amended) The method of claim 30, further comprising the step of
- 2 searching a breakpoint list, wherein said second look-up table contains a list of
- 3 <u>infrequently used ones of said main memory addresses for which page addresses have</u>
- 4 been allocated upon discovering that a word within the transferred page has a
- 5 breakpoint set as indicated by the search of said breakpoint list, setting a breakpoint
- 6 flag within a page descriptor of the transferred page.
- 1 33. (Original) The method of claim 30, further comprising the step of saving said first
- 2 look-up table and said second look-up table into a number of finite files.
- 1 34. (Original) The method of claim 33, further comprising the step of restoring said
- 2 first look-up table and said second look-up table to continue a previously stopped
- 3 simulation.
- 1 35. (Original) The method of claim 30, wherein said first look-up table is divided into
- 2 a plurality of banks, each bank having a defined number of words, and wherein said
- 3 step of determining is achieved by dividing said main memory address by said defined
- 4 number of words to obtain a quotient value, then comparing said quotient value against
- 5 a predetermined value, wherein the comparison provides an indication of whether said
- 6 main memory address is frequently or infrequently addressed.